Senior ASIC Frontend & Backend Engineer: DFT/STA/UPF Expert

Posted yesterday

coasia semiRepublic (MO)

Electronics Engineers, Except Computer Semiconductor and Related Device Manufacturing

SENIORITY

Lead

Apply

About the role

CoAsia SEMI in the United States seeks an experienced backend IC design engineer to perform synthesis/DFT/STA/UPF cleanup and clock analysis. The role involves UPF clock analysis, formation of test-related vectors, and back-end flows including APR/PV, STA and UPF. We prefer candidates with 3–10 years in a design house, degrees in electronic engineering, and willingness to travel. English and Chinese language skills are valued, and scripting with Shell/Perl/Tcl/Python is a plus.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.